Rosetta Code

Category:SystemVerilog: Difference between revisions

Category Discussion

Category:SystemVerilog (view source)

Revision as of 03:29, 5 December 2010

50 bytes added ,  13 years ago
m
Filling out language template
No edit summary
m (Filling out language template)
 
(3 intermediate revisions by 2 users not shown)
Line 1:
{{language|SystemVerilog
SystemVerilog is a language used for hardware design and verification. It is defined by IEEE standard 1800-2005, which extends the hardware description language Verilog (IEEE 1364-2001). SystemVerilog has strong support for concurrency, but though the execution model is based on a single thread that provides the illusion of concurrency via a simulation model known as two-list simulation: first all the "outputs" (of all processes) are calculated as functions of the current inputs; and then the inputs to all processes are updated from the outputs that drive them. So, for example:▼
|site=http://www.systemverilog.org/
▲SystemVerilog}} is a language used for hardware design and verification. It is defined by IEEE standard 1800-2005, which extends the hardware description language Verilog (IEEE 1364-2001). SystemVerilog has strong support for concurrency, but though the execution model is based on a single thread that provides the illusion of concurrency via a simulation model known as two-list simulation: first all the "outputs" (of all processes) are calculated as functions of the current inputs; and then the inputs to all processes are updated from the outputs that drive them. So, for example:
 
<lang:SystemVerilog>
Retrieved from "https://rosettacode.org/wiki/Special:MobileDiff/156508...156512"